Haiteng,
It looks like your bit [0] and bit [1] get stuck for two cycles. I have never seen this phenomenon in the AFE5805. What is your FPGA solution? Please try some of the other test patterns like Toggle. Also, please slow down clock if you are using an external clock.
Thanks,
Chuck Smyth