Hi Dmitri I believe that should work OK. I recommend double-checking that your JESD204 receive block in the FPGA is OK without SYSREF. I know the ADC will work OK without SYSREF (as long as SYSREF processing is disabled), but all of the FPGA IP I am aware of needs SYSREF operating to work. Best regards, Jim B
↧