Yes, thank you Keith. We would need to have logic level translation with our FPGA, but it sounds like that would give us more margin on +VA before the device goes into latchup. I appreciate your input. Marten
↧