Part Number: ADS131E06 Hi All, Good Morning ! I need some clarification on ADS131e06 ADC chip regarding the usage of DRDY pin. I actually gone through the data sheet several times, but still it is bit confusing to me. I have following queries; 1. Can we read data from this device without monitoring DRDY signal ? 2. I understand that there are two reading methods called RDATAC mode and RDATA command mode. And for RDATAC mode it is compulsory to monitor DRDY signal. But in the description of RDATA command mode it is explained as below; 9.5.3.10 RDATA: Read Data The RDATA command loads the output shift register with the latest data when not in Read Data Continuous mode. Issue this command after DRDY goes low to read the conversion result . There are no SCLK rate restrictions for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after the RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the next DRDY occurrence without data corruption. RDATA can be sent multiple times after new data are available, thus supporting multiple data readback. Figure 41 illustrates the recommended way to use the RDATA command. RDATA is best suited for systems where register settings must be read or the user does not have precise control over timing. Reading data using the RDATA command is recommended to avoid data corruption when the DRDY signal is not monitored . Please check the two statements above and it creates some confusion about DRDY signal. 3. In our design currently we are only planning to use pure SPI interface without using any external GPIO dependencies. 4. Can anyone please tell me what will be difference in DRDY signal behaviour in both RDATAC and RDATA command modes. Thanks and Regards, Renil Raju
↧