Hi There and welcome to our e2e Forum! Can you post a logic analyzer screen capture of your communication interface with the THS1206 ? You need to make sure you are accounting for the pipeline delay in the THS1206 before you attempt to read any conversion results. If you read before the trigger level is satisfied, you will not get a DATA_AV output signal. The DATA_AV output will only become active once the FIFO trigger level is satisfied (see Figures 25 through 28).
↧