Hi Chen, Thank you! Just a couple more follow up questions: 1. What would be a suggested frequency stability for the 4MHZ oscillator that is driving the DDC14 CLK? Is 25PPM sufficient? 2. In the Complimentary signals section on page 13, we assume the datasheet is looking for a proper differential signalling chip, not just a logic inverter correct? Figure 21 shows a simple logic inverter / buffer to generate the inverted signal. Are there any specific devices recommended here? Thanks, Mitchell
↧