Hi Chen We have probed adc2 clk and data , data looks stable , also our signal integrity team has confirmed that all 3 ADC layout is exactly same and hence all 3 should behave same . Our FPGA guy is trying to tune the delay , will update further soon. Hope delay tuning will fix this issue and all data will be clean
↧