Hello, Regarding your question on LM98725 CLP mode Enable: When enabled, Bit CLP mode closes the input clamp switch during the reference period of every pixel in the line. It is similar to what is shown in Figure 10, but instead of being on during the CLPIN period (and gated by the SAMPLE timing signal) the Bit CLP mode is enabled every pixel during the line, but only during the CLAMP timing pulses. It is used to DC restore the AC-coupled input on every pixel. Please note that enabling the Bit CLP mode will degrade noise performance and should not be invoked if not otherwise necessary. Regards, Hooman
↧