Hi Sam, TXCLK should lead TXOUT based on design simms and characterization with finclk=45MHz, the prop delay can not be adjusted. My suggestion is to set LVDS test mode1 and to trigger the output pattern with SH signal, you'll see "15555" followed by "0AAAA" Regards, Costin
↧