Hi junsha Are you using the JESD204 IP Core from the FPGA vendor? Is this design based on the Xilinx or Altera example firmware found here? Look under the Software heading part way down the page. Generally some error in the received data will cause SYNC to be asserted. What errors are being reported by the RX IP prior to SYNC being asserted? Best regards, Jim B
↧