Hi junsha Have you made any progress on this, to determine why the FPGA is asserting and de-asserting SYNC when you don't expect that to happen? Please confirm if the problem is resolved. Regards, Jim B
↧
