Thanks, DAN: Problem solved by ourselves. The solution from hardware engineer: VHDL language in one loop which is different from Verilog we are using. But the compiler didn’t give warning... Thanks. RM
↧