Quantcast
Channel: Data converters
Viewing all articles
Browse latest Browse all 27432

Forum Post: RE: ADS1262: PCB Layout verification to ensure lowest possible noise.

$
0
0
Hi Andrew, Welcome to the TI E2E Forums! Overall the layout looks pretty good. I just have a few comments: DGND could have a shorter connection to GND here...I don't see a need to elongate this connection by routing through the bottom layer. Refer to this FAQ for additional details why I recommend connecting DGND directly to GND. You have a lot of empty space on every layer where you could include a ground plane fill. The more metal you use for the GND plane, the lower its impedance will be. Just take care to add vias all across the PCB to connect the grounds planes between layers. You have series resistors on a few of the SPI signals, which is a great idea! I would just recommend adding a series resistor to the SCLK trace, since this signal switches more frequently than all of the others. The series resistor can help slow down the edge and prevent ringing on this trace.

Viewing all articles
Browse latest Browse all 27432

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>