Hi Russell It is best to have the FPGA device clock and SYSREF generated on the same board. For that reason I recommend keeping the current configuration with the SYSREF source on the ADC board. Best regards, Jim B
↧